

Iranian Journal of Electrical and Electronic Engineering

Journal Homepage: ijeee.iust.ac.ir

# Design and Performance Evaluation of a Novel Time Measurement Calibration Device for Electric Power Systems

Yan Huang\*, Hadi Nabipour Afrouzi\*\*(C.A.), Chin-Leong Wooi\*\*\*, Hieng Tiong Su\* and Ismat Hijazin\*\*\*\*

Abstract: In order to solve the difficulty of digital signal calibration of electric power equipment, such as low precision, inability to test the full range, and complicated configuration, and further promote the development of power system, a proposed time measurement calibration device is designed, and its performance is verified in this paper. This paper points out the main drawbacks of the existing calibration system, carries on the design innovation of the key technologies based on FPGA (Field Programmable Gate Array), puts forward the optimization method of the software and hardware, and verifies the accuracy of the input and output signal by experiments. The accuracy of input and output SV, GOOSE, and contact signal of the proposed calibration device in this paper can be better than 10µs, which is a meaningful improvement in accuracy and efficiency for time measurement calibration.

Keywords: Electric power equipment, time measurement, calibration, Field Programmable Gate Array

# 1 Introduction

WITH the development of smart grid and IEC 61850, the power system has entered the digital age, the application of digital equipment and tester has increased, and the accuracy requirements are becoming higher than before. Time measurement is an important function of electric power equipment, especially for the relay

Paper first received 26 Dec. 2024 and accepted 22 Feb. 2025. \* The authors are with the Faculty of Engineering, Computing and Science, Swinburne University of Technology Sarawak Campus, Kuching 93350, Sarawak, Malaysia.

E-mail: <u>yhuang@swinburne.edu.my</u>, <u>hsu@swinburne.edu.my</u>. \*\* The author is with the College of Engineering, Faculty of

E-mails: Hadi.nabipourafrouzi@bcu.ac.uk.

protection tester, which is responsible for accurately testing the response time or action time of relay protection or other electric power equipment. It mainly includes the digital signals such as SV (Sampled Value) and GOOSE (Generic Object Oriented Substation Event), and contact signals. In order to ensure the accuracy of time measurement, it is necessary to calibrate the equipment regularly according to the related standards. For instance, standard requirements for IEC 60255-151-2009, DL/T 1501-2016, DL/T 1944-2018 and T/CEC 247-2019 show that the time measurement accuracy of relay protection tester is ought to be better than 100µs [1-3].

However, at present, due to the lack of professional calibration device, manufacturers and organizations need to use a variety of equipment including recorder and assist relay protection device to build the temporary calibration system, which usually rely on the recorder and often introduce errors [4].

Moreover, there is also a gap in how to verify the error of calibration system experimentally. Some laboratories use contrast experiments to indirectly verify the error of the calibration device, which is not accurate enough.Based on the above challenges, this paper introduces the design of a new type of time measurement

Iranian Journal of Electrical & Electronic Engineering, 2025.

Computing, Engineering and the Built Environment, Birmingham City University, Birmingham B4 7XG, West Midlands, England, United Kingdom.

<sup>\*\*\*</sup> The author is with the HVTrans, Centre of Excellence for Renewable Energy (CERE), Faculty of Electrical Engineering Technology, Universiti Malaysia

Perlis, Arau, Perlis, Malaysia.

E-mails: clwooi@unimap.edu.my.

<sup>\*\*\*\*</sup> The author is with the School of Engineering, Swinburne University of Technology, Melbourne, Australia.

E-mails: ihijazin@swin.edu.au

Corresponding Author: Hadi Nabipour Afrouzi.

calibration device, and verifies its accuracy through experiments.

## 2 Analysis of Current Method

## 2.1 Time Measurement Requirement

There are six different types of time measurement, as shown in the Table 1 [4-5]. They are six combinations of

three different kinds of signals (SV, GOOSE and hard contact signals).

Since there are no relevant technical standards and design standards for time measurement accuracy calibration in the power industry, this paper refers to the requirements of relay protection tester for time measurement accuracy test.

No.	Types	Range	Accuracy		
1	From sending SV to receiving GOOSE				
2	From sending SV to receiving input contact signal				
3	From sending GOOSE to receiving GOOSE	1ms ~ 99999ms	± 100µs (1ms <t≤100ms);< td=""></t≤100ms);<>		
4	From sending GOOSE to receiving input contact signal		±0.1% (100ms <t≤99999ms)< td=""></t≤99999ms)<>		
5	From sending output contact signal to receiving GOOSE				
6	From sending output contact signal to receiving input contact signal				

Table 1 Six types of time measurement

According to the standard requirements in DL/T 1501-2016 "Technical specifications of digital test equipment for relay protection", DL/T 1944-2018 "Technical specifications of handheld optical digital signal test equipment in smart substation" and T/CEC 247—2019 "Technical specifications of digital-analog integrated test equipment for relay protection", the time measurement accuracy of relay protection tester is ought to be better than 100µs when the time measurement range is between 1ms and 100ms (1ms< t  $\leq$  100ms); time measurement accuracy is ought to be better than  $\pm 0.1\%$  when the time measurement range is between 1ms and 100ms (100ms< t  $\leq$  99999ms) [4-6]. Therefore, if the accuracy of the proposed calibration device can be better than 10 µs, it will fully meet the calibration requirements.

#### 2.2 Current Calibration Method

At present, it lacks effective methods to do the time measurement calibration in power industry. The existing calibration method is shown in Figure 1: Digital relay protection tester respectively input SV, GOOSE or hard open signal to relay protection device or other electric power equipment, relay protection device will process through its own functional logic after receiving the above signal, and then output the corresponding SV, GOOSE or contact signal, and then connect back to the digital relay protection tester. The digital relay protection tester calculates the time difference  $\triangle T1$  between the output signal and the access signal as a measurement value of the corresponding action time of the relay protection device. The recorder and analyzer device has the ability to access and time mark multiple SV, GOOSE, and contact signals. During the test, the recorder and analyzer device, as a third-party monitoring device, connects the output of the relay protection tester, the output of the relay protection device, and marks the time. The time difference  $\triangle$  T2 between the output signal of the relay protection tester and the output signal of the relay protection device can be calculated by using the time marker of the recorder and analyzer device, as the actual value of the corresponding action time. Calculate the measurement error of  $\triangle$  T= $\triangle$  T1- $\triangle$ T2, and  $\triangle$ T as the error of the time measurement of relay protection tester [7].



Fig 1. Existing calibration method diagram [2]

#### 2.3 Drawbacks of Current Calibration Method

The existing calibration methods mainly have the following drawbacks:

i. Low precision: It is completely dependent on external recorder and relay protection device. The recorder and relay protection device used in calibration are limited by their own performance, and the accuracy of the action time is relatively low (millisecond level), and the fluctuation is large, and the measurement error of calibration will be affected by the fluctuation, which increases the difficulty of analysis and reduces the accuracy of calibration [8].

ii. Cannot be verified at full range: The action time of relay protection device is fixed and cannot be adjusted, and the full range (1ms-100s) cannot be simulated [9].

iii. Complex configuration: It needs to use a variety of equipment to build the temporary calibration system, and the recorder and relay protection device are complicated to build and configure [10-11].

## 3 Key Technologies of the Proposed System

This paper designed a calibration device for precise calibration for time measurement of electric power equipment. Since FPGA device is superior to microcontroller in speed and anti-interference, and the FPGA could be used to implement frequency modulation and phase locking with IRIG-B signal source, and is able to implement high-precision adjustment of internal clock, and could provide accurate time beat for each module, the FPGA is used to achieve accurate input and output control [12-16].

# 3.1 Accurate Time Calibration of Input Data

High precision internal clock management is the cornerstone of time measurement accuracy detection and calibration [17-18]. The frequency modulation and phase locking with the IRIG-B signal source are realized through the FPGA device, and the internal clock is adjusted with high precision to provide accurate time beats for each module. When the proposed device is connected to an external clock source, the clock logic calculates the difference between internal and external clocks in real time, and uses the error approximation algorithm to accurately adjust the local clock to ensure the synchronization of internal time rhythms.



Example: If the time difference between the previous second and the local system time is 100ns, the system adjusts the time by 100ns in the next second. Firstly, the adjustment position is calculated. For example, the 100MHz clock is adjusted once every 1milion clocks, that is, 1ns is increased.

## (1) Contact signal accurate receiving

For contact signal, FPGA device performs high frequency sampling and real-time comparison of switching input voltage. When the on-in voltage exceeds the threshold value of the change, time calibration is carried out immediately. After processing the logic such as de-jitter, the initial change moment is backtracked, and the change moment time marker is taken as the exact change time marker.

(2) Optical port message receiving

For the optical port message receiving, the FPGA device monitors the PHY (Physical Layer) device of the network port, calibrates the arrival time of the leading byte of the network message, and calibrates the hardware delay of the optical port according to the parameters set by the system, so as to accurately obtain the time mark of the message arrival.



Fig 3. Proposed time calibration method for receiving messages

The calibration method of receiving message time is shown in Figure 7. As shown in the figure, t1 is the time when the message arrives at the device, and t3 is the time of the first 0x55 of the message. And t4 is the moment at which the packet frame begins delimiter 0xd5. The time is traced back to the moment when t2 is the first bit of the packet leader 0x55, and the hardware delay is corrected. Get the real time t1 when the packet arrives at the device, that is, the timestamp of the frame packet.

#### 3.2 Accurate time calibration of output data

The proposed calibration device can achieve accurate time output control for SV, GOOSE and contact signals, mainly including the following two aspects.

(1) Contact signal accurate output

Using quick output node, using special front hardware to control, reduce the uncertainty of front hardware delay. The bottom drive delay and hardware delay in the slicing time interval are compensated by the FPGA device, and the upper logic delay is compensated by the front-end system software.

(2) Optical port message output

FPGA optimizes and implements network MAC layer logic to directly control network PHY devices, and can accurately evaluate the time interval between network data preparation and actual transmission. When the FPGA obtains the data packet from the bus queue, it extracts the time label, and compensates the logical delay and hardware time to obtain the time that really needs to be written into the network PHY, then monitors the current time in real time, and accurately writes the network message at the specified time to complete the accurate time transmission.



Fig 4. Proposed control logic of message sending time

Example: A frame is required to be sent at 1267500ns in the current second. The data processing module obtains the message and time label to be sent at t1. If the hardware delay takes 80ns, to ensure that the message leaves the device at t3=1267500ns, it is necessary to control the message to leave the message output module at t2=1267420ns.

#### **3.3** High precision action time setting



Fig 5. Proposed method of high precision action time setting

Based on accurate input and output, the action time setting can be realized. The detection and calibration device records the arrival time t1 of the incoming message according to the accurate time calibration method of the incoming message. At the same time, the output module obtains the output time label t7 at t5, and drives the output at t6 according to the logic time of the output module and the output hardware delay, so as to ensure that the contact output is effective at t7, and t7- t1 is the operation time  $\triangle$  T.

# 4 Implementation of the Proposed System

The calibration device proposed in this paper realizes the closed-loop calibration of time measurement process through special hardware design and software design.

#### 4.1 Proposed System Framework

The calibration system framework is shown in the figure 6. The relay protection tester outputs SV, GOOSE or contact signals to the proposed calibration device, and the proposed calibration device outputs feedback signals to the relay protection tester after a set time delay (i.e. operation time).



Fig 6. Framework of proposed time measurement calibration system

#### 4.2 Proposed Hardware Design

The proposed device's hardware structure includes the following modules: The configuration module, The message receiving module, The data processing module, The message sending module. As shown in figure 7.



Fig 7. Hardware design diagram of the proposed calibration device

# (1) The configuration module

The configuration module completes the parameter information configuration of SV and GOOSE signals, contact on/off configuration information, etc., and completes the delay time configuration between the output signal and the input signal as required.

(2) The message receiving module

The message receiving module collects the SV and GOOSE signals output by the device under test, marks them accurately and sends them to the data processing module. The fast access module collects the open and open signals of the hard contact output of the device under test and sends them to the data processing module after accurately marking the time mark.

(3) The data processing module

The data processing module analyzes the incoming and outgoing signals of SV, GOOSE or contact signals, analyzes the input time of the signal, and calculates the sending time of the incoming and outgoing signals of SV, GOOSE or contact signals according to the configured delay time. Then the signal sending time is sent to the message sending module.

## (4) The message sending module

The message sending module sends SV, GOOSE or contact signals according to the configured network port, delay time, sending time and other configuration. Configuration and input/output display diagram of proposed system is shown in figure 8.



Fig 8. Configuration and input/output display diagram of proposed system

# 4.3 Proposed Software Design

The proposed calibration device's software uses modular and hierarchical design. It mainly includes the driver layer, the interaction layer, and the logic layer.

The following figure 9 is one of the software test cases of the proposed calibration device combined with the schematic diagram, and here taking the GOOSE signal as an example.

Step 1: The digital relay protection tester outputs GOOSE signal Gos1.

Step 2: The proposed calibration device receives the GOOSE signal Gos1 sent by the digital relay protection tester and marks the time mark T1' accurately.

Step 3: The proposed calibration device output GOOSE signal Gos2 at time T1'+ 100  $\mu$ s according to the set delay time  $\Delta$ T1=100  $\mu$ s.

Step 4: The digital relay protection tester receives the GOOSE signal Gos2, and calculates the time difference  $\triangle$  T2 between the output of the digital relay protection test and the receipt of the signal.

Step 5: Calculate  $\triangle T = \triangle T2 - \triangle T1$  to determine whether the error exceeds the requirements of the relevant technical standards of the digital relay protection tester.

Step 6: Change  $\triangle$ T1 in Step 3 to the required time of 1ms, 100ms, 1s, 50s, and 100s, and repeat Step 1 to Step 5.

GOOSE signal Gos1 and GOOSE signal Gos2 described in the embodiments are only examples.



Fig 9. One example of the test cases of the proposed calibration device

#### 5 Performance Analysis

In this paper, a special accuracy verification system is set up to test the input and output accuracy of the proposed calibration device. The proposed verification system is shown in Figure 10. When the proposed calibration device and the relay protection tester perform closed-loop testing, the contact signal is connected to the oscilloscope in parallel for monitoring, and the digital signal (SV or GOOSE) is connected to the recorder and analyzer in parallel for monitoring, so as to achieve the accuracy verification of the input and output signals.



**Fig 10.** Diagram of the proposed calibration device's accuracy verification structure

Since the time measurement accuracy of the relay tester is required to be 100  $\mu$ s, the accuracy of the proposed calibration device can be fully competent for calibration if it can reach 10  $\mu$ s [2].

## 5.1 Accuracy Verification of Input Data

The relay protection tester periodically sends SV, GOOSE or contact signal, the proposed calibration device records the signal arrival time as T1, the recorder or oscilloscope records the signal arrival time as T2, and T1-T2 is the error of the input signal. Each kind of signal was tested 500 times, and the statistics and analysis results were shown in Table 2. The mean value, maximum value, minimum value, and standard deviation were calculated. According to the test results, even the maximum error can still meet the calibration requirements (better than  $10\mu$ s).

#### Table 2 Data analysis for accuracy of input signals

Data type	Recommended values	Error			
Data type		Minimum	Mean	Maximum	Standard deviation
SV		30ns	58.5ns	79ns	10.34ns
GOOSE	10µs	38ns	56.7ns	74ns	8.4ns
Contact signals		1.685µs	2.798µs	3.728µs	0.551µs

#### 5.2 Accuracy Verification of output Data

The proposed calibration device is set to send SV, GOOSE or contact signal at T1, and the recorder or oscilloscope records the arrival time of the signal at T2, and T1 - T2 is the error of the output signal. Each kind of

signal was tested 500 times, and the statistics and analysis results are shown in Table 3. The mean value, maximum value, minimum value, and standard deviation were calculated. According to the test results, even the maximum error can still meet the calibration requirements (better than 10  $\mu$ s).

Data type	Recommended values	Error			
Data type		Minimum	Mean	Maximum	Standard deviation
SV		34ns	56.8ns	75ns	10.2ns
GOOSE	10µs	33ns	56.4ns	79ns	9.5ns
Contact signals		0.968µs	1.329µs	1.962µs	0.259µs

#### 5.3 Anti-interference verification

Considering that in addition to the laboratory, the detection and calibration device is also applied to the industrial production environment, its anti-interference

capability is verified by referring to the electromagnetic compatibility requirements of standards IEC 60255-22-3: 2007, IEC 60255-22-4: 2008, IEC 60255-22-1:2007, IEC 60255-25: 2000, and DL/T 1501-2016, and the results are shown in the following Table 4 [19-21].

Table 4 Result of EMC test				
No.	Test Item	Test Requirement	Picture	Verdict
1	Pulse group interference	Severity Rating: Level 3		Pass
2	Electrostatic discharge interference	Severity Rating: Level 3		Pass
3	Radiation electromagnetic field interference	Severity Rating: Level 3		Pass
4	Fast transient interference	Severity Rating: B		Pass
5	Conducted emission limit	The conducted emission value within 150KHz ~ 30MHz does not exceed the standard requirements		Pass
6	Radiation emission limit	The radiation emission value within 30MHz ~ 1GHz does not exceed the standard requirements		Pass

# Table 4 Result of EMC test

# 6 Conclusion

The proposed calibration device in this paper solves the problem of the lack of effective calibration methods for the time measurement accuracy of the electric power equipment. The accuracy of input and output SV, GOOSE and contact signal of the proposed calibration device in this paper is better than 10 $\mu$ s. The device proposed in this paper has the full range(1ms-100s) calibration, and closed-loop testing can be achieved without complex configuration. Compare that with other calibration system, the proposed calibration device is a meaningful improvement in accuracy and efficiency for time measurement calibration. The proposed calibration device is suitable for calibration institutions, testing institutions and power equipment manufacturing enterprises to solve industry problems. What's more, the method of design

and performance analysis of this proposed calibration device can also be used for reference by other fields of electrical equipment.

In order to achieve the target of engineering application, the accuracy of the proposed device is verified by performance test experiments, and the maturity and reliability are verified by anti-interference experiments, which proves that the proposed device and technology have practical value and engineering prospect.Conflict of Interest

# **Conflict of Interest**

The authors declare no conflict of interest.

### **Author Contributions**

Y. Huang: Designing the study, writing-original draft; H. N. Afrouzi: Revising the first draft, conceptualization, reviewing; C-L. Wooi: Editing, reviewing; H. T. Su: Supervision, editing; I. Hijazin: Validation, reviewing.

#### Acknowledgment

The authors would like to acknowledge the financial support in the form of publication incentive grant from Universiti Malaysia Perlis (UniMAP). Besides, this work also acknowledges the support from the Ministry of Higher Education Malaysia through Fundamental Research Grant Scheme (FRGS) under a grant number of FRGS/1/2022/TK08/UNIMAP/02/72. The authors are grateful to the Xuchang KETOP Testing Research Institute Co., Ltd for providing the testing environment for this work.

# References

- Xiao H., "Evaluation of Uncertainty of Measurement Results of Optical Relay Protection Test equipment", Electronics Quality, vol. 415, no.10, pp. 62-66, Oct. 2021.
- [2] Chen G. H., Wang P. F., Zhao Y. B., Zheng P., Mu X. L. and Huang Y., "Automatic test equipment design of intelligent terminals in a smart substation", Power System Protection and Control, vol. 49, no.17, pp. 162-169, 2021. https://link.cnki.net/doi/10.19783/j.cnki.pspc.20132 9
- [3] You C. X., Wang C. Y. and Fang C. G., "Research and application of automatic test system for relay protection device in intelligent substation", Electronic Test, vol. 03, pp. 113-115, 2022. https://link.cnki.net/10.16520/j.cnki.1000-8519.2022.03.026
- [4] Pan B., Wei C., Gui X. Z. and Zhang L. P., "Development and application of a portable arc protection tester", Power System Protection and Control, vol. 48, no.13, pp. 149-155, 2020. https://link.cnki.net/doi/10.19783/j.cnki.pspc.19096 9
- [5] Zeng W., "Research on the way of relay power protection tripping of intelligent substation system", Electric Power Equipment Management, vol. 6, pp. 41-44, 2019.
- [6] Yao Z. Q., Chen G. H. and Wang P. F., "Analysis and solution for the influence of DC bias of a merging unit on bus protection", Power System Protection and Control, vol. 49, no.18, pp. 167-172, 2021. https://link.cnki.net/doi/10.19783/j.cnki.pspc.20152 2
- [7] Hou J. W., Jiang T. Y., Fan R. N., Gao R. S. and Zhang X., "Design of a New Type of Relay

Protection Test Equipment", China Science and Technology Information, vol. 6, no. 24, pp. 83-85, Mar. 2023.

- [8] Wang J. H., Wei F., Liu Y. W., Li W. D. and Yuan X. L., "Research on the Test Method of Clock Deviation Measurement of Process Layer Equipment in Smart Substation", Electric Engineering, vol. 1, pp. 150-152+159, 2020. https://link.cnki.net/doi/10.19768/j.cnki.dgjs.2020.0 1.053
- [9] Huang J. Y., "Design and Research of Data Communication System Based on Exchange Chip MAC and PHY", Telecom Power Technology, vol. 37, no.6, pp. 12-14, Mar. 2020. https://link.cnki.net/doi/10.19399/j.cnki.tpt.2020.06. 005
- [10] Huang G. P.; Xu J. Y.; Chen J. R., Liu X. F. and Liu Q. Y., "Design and engineering application of a remote intelligent test system for relay protection", Power System Protection and Control, vol. 51, no.14, pp. 152-159, 2023. https://link.cnki.net/doi/10.19783/j.cnki.pspc.22175 7
- [11] Liu H. L. and Ruan Y. J., "The Transient Characteristics of Fourier Algorithm and Action Time of Microcomputer Protection", Mechanical and Electrical Equipment, vol. 37, no.6, pp. 75-78, Nov. 2020. https://link.cnki.net/doi/10.16443/j.cnki.31-1420.2020.06.016
- [12] Emine E. Y. and Ramazan Y., "FPGA Based Hardware Accelerator for Euler Equations with Finite Volume Method." AIAA SCITECH 2024 Forum, AIAA 2024-0044. https://arc.aiaa.org/doi/10.2514/6.2024-0044
- [13] Chen G. J., Jia X. D., Zhu R., Li M. and Li Z., "A High Precision Time Interval Measurement Method Based on Amplitude-Phase Correction", Journal of Geomatics Science and Technology, vol. 37, no.4, pp. 340-343+349, Aug. 2020.
- [14] Ranjan G. and Vatsala P., "Field Programmable Gate Array (FPGA) Based Digital Twin of Discrete Dynamic System", AIAA SCITECH 2022 Forum, AIAA 2022-0721. https://arc.aiaa.org/doi/10.2514/6.2022-0721
- [15] Wang J. K., Wu J. H., Wang W. D., Zhao J. Y., Wang T. T. and Luo W. "A new relay protection test system based on 5G and image recognition technology", Zhejiang Electric Power, vol. 41, no. 7, pp. 42-48, 2022. https://doi.org/10.19585/j.zjdl.202207006
- [16] Sezer M. and Ramazan Y., "Towards FPGA Based Digital Twin of UAV Swarms: An Area Efficient Hardware Accelerator of Transformation Matrix of

6-DoF Block", AIAA SCITECH 2023 Forum, AIAA 2023-2130. https://doi.org/10.2514/6.2023-2130

- [17] Cai D. D., He Z. M., Liu Z. Y., Fan Z. and Wu W. J., "Calibration of FPGA carry chain delay based on code density method", Journal of Time and Frequency, 2019, 42(03): 240-247. https://link.cnki.net/doi/10.13875/j.issn.1674-0637.2019-03-0240-08
- [18] Liu P., Xu L., Liu D. C., Li H. T. and Lu W., "Research on interpolation filter algorithm of merging unit", Electronic Design Engineering, vol. 20, no. 6, pp. 56-60, June 2019.
- [19] Zhang J., Yuan L., Liu Y. L., Huang J. J. and Carlos U. L., "Editorial: Electromagnetic compatibility design and power electronics technologies in modern power systems", Frontiers in Electronics, vol. 5, Issue, 2024.
- [20] Peng J. Y., "Electric power system automation equipment electromagnetic compatibility technology", Communication Power Supply Technology, 2019,36(02):36-37. https://link.cnki.net/doi/10.19399/j.cnki.tpt.2019.02. 014
- [21] Li Z. H., Shen J. H., Li Z. X., Tong Y., Wu L., "Research on an arc model of a disconnector for conduction interference of a Rogowski coil electronic transformer", Power System Protection and Control, 2020, 48(16): 131-139. <u>https://link.cnki.net/doi/10.19783/j.cnki.pspc.19110</u> <u>0</u>

# **Biographies**



Yan Huang received the B.S. degree in engineering from the Beijing University of Posts and Telecommunications, Beijing, China, in 2016. He is pursuing a Ph.D. degree in Faculty of Engineering, Computing and Science, Swinburne University of Technology Sarawak Campus,

Kuching, Sarawak, Malaysia. His research interests include intelligent substation automation equipment and system, digital signal test and calibration technology, power system information security test technology.



Hadi Nabipour Afrouzi, Ph.D. CPEng (MIEAust), had received his M.E and PhD degree in Electrical Engineering from Universiti Teknologi Malaysia, Johor, Malaysia, in 2011, and in 2015, respectively. Currently he is working as a

senior lecturer in Birmingham City University, UK. His research interests are Renewable Energy, Life Cycle Assessment, Environmental Impacts, Sizing and Optimization of Hybrid System, Modeling of fault in high voltage insulators. His expertise in the field of renewable energy and High voltage insulators has earned him an Editorial board member of Journals, General chair of international conference and reviewer in national and international conference and journals. He is a chartered engineer from Engineers Australia.



Chin-Leong Wooi received his B.Eng. (honors) in Electrical and Electronic Engineering from Universiti Malaysia Sabah, Malaysia, in 2011, followed by an M.E. in Electrical Engineering from Universiti Teknologi Malaysia (UTM), Johor, in 2013.

He later earned his Ph.D. in Electrical Engineering from UTM in 2017. He served as a Senior Lecturer at Universiti Malaysia Perlis (UniMAP) for eight years and currently holds the same position at the Faculty of Electrical Engineering & Technology. His research interests include lightning characterization, lightning physics, high-voltage engineering, electromagnetic field measurement, and power system engineering.



Hieng Tiong Su received his B.Eng. degree in Electrical Engineering and Electronics from the University of Liverpool, U.K., in 1994, and a Ph.D. degree in Electronic and Electrical Engineering from the University of Birmingham, U.K., in 2001. From 1994 to 1997. he was а

Communication Engineer with Telecom Malaysia, where his role was to oversee the operation and maintenance of telecommunication systems/equipment including TV and FM transmitters. After completing his PhD in 2001, he worked as a Research Fellow in the Department of Electronic, Electrical, and Computer Engineering, University of Birmingham, UK. Dr. Su joined the School of Engineering, Swinburne University of Technology Sarawak Campus (SUTS) in 2006 and he is currently a Professor/Dean of the Faculty of Engineering, Computing and Science. His research interests include RF and Microwave Engineering covering RF energy Harvesting, Design of RF and Microwave Passive Devices such as Novel Compact Multimode Resonators and Filters for both Narrowband and Wideband applications, Dual-Band Filters and Substrate Integrated Waveguide.



**Ismat Hijazin** is senior lecturer in the School of Engineering, received his undergraduate and post graduate degrees from Bradley University, Peoria Illinois. Taught subjects in Digital Signal Processing, Design for Testability, DSP Hardware Implementation on

FPGA platform, Machine Vision, Communication Information Theory and Encryption Algorithms. He has strong research interest in DSP, Encryption algorithms and hardware implementation using FPGA platforms.