# Low-Power Adder Design for Nano-Scale CMOS (Short Paper)

S. R. Talebiyan\* and S. Hosseini-Khayat\*

Abstract: A fast low-power 1-bit full adder circuit suitable for nano-scale CMOS implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65 nm PTM models.

Keywords: Nano-Scale CMOS Technology, Static Power Consumption, Adder Subcomponents.

#### 1 Introduction

Adders are important building blocks in arithmetic units [1]. Therefore, any optimization of their speed and power consumption can have considerable impact on power efficiency and speed of the overall system. Some of the classical designs of 1-bit full adder circuits use standard static CMOS and complementary passtransistor logic circuits [2]. There are some new designs and optimizations on full adder circuits for deep submicron technology [3-7] however they focus on 0.18 or 0.35-µm CMOS technology . These designs have better performance than classical designs, especially those presented in [6] and [7]. Therefore any new design should normally be compared to these new designs.

The migration towards deep submicron technologies has drastically changed the face of low-power design. The static leakage current is now a significant component of the overall power consumption. As a result, special attention must be paid to minimizing the static power. Therefore, in this paper the focus is on static power consumption and suitable techniques are used to reduce leakage power consumption.

It is shown that by placing more than one transistor serially, the static power consumption will be decreased [8]. In this paper, this technique will be used effectively to decrease the leakage power consumption of the 1-bit full adder circuit. Here the focus is on deep submicrometer technology, therefore only the optimized versions of 1-bit full adder circuit sub-components specially from leakage power consumption point of view are presented.

Iranian Journal of Electrical & Electronic Engineering, 2009.

#### 2 Adder Subcomponents

A 1-bit full adder can be divided into three main modules [3-7]. This work can be done by extracting the logical equation of 1bit-full adder circuit. Equations (1) and (2) show the logical equations of the full adder outputs.

$$Sum = A \oplus B \oplus C \tag{1}$$

$$C_{out} = A \cdot B + C_{in} \cdot (A \oplus B) \tag{2}$$

By considering H as the XOR of A and B signals the output logical equations changed to Eq. (3) and Eq. (4).

$$Sum = H \oplus C_{in} = H \cdot C'_{in} + H' \cdot C_{in}$$
(3)

$$C_{out} = A \cdot H' + C_{in} \cdot H \tag{4}$$

These equations show that the three main part subcomponents of the full adder circuit. The main part of them is an XOR/XNOR circuit that produces the H and H' signals. The other parts are XOR and MUX circuits that work with respect to the Eq. (3) and Eq. (4). The XOR circuit is really a MUX circuit that selects H and H' signals by  $C_{in}$ . Then subcomponent II can be implemented by MUX. Fig. 1 shows the full adder circuit subcomponents. The goal is to design modules that minimize the static power consumption while providing enough drive current for the next stages. This can be done by disallowing too few transistors to exist in the path from the power supply to ground. We do an optimization on module I and present a new circuit on module II.

#### **3** Optimization of Module I

Fig. 2 shows the common designs for module I [3-7]. Circuit (c) from [7] has potentially high static power

Paper first received 28 Jan. 2009and in revised form 4 Aug. 2009. \* The Authors are with the Department of Electrical Department, Ferdowsi University of Mashhad, Mashhad, Iran. E-mail: talebiyan@gmail.com and shk@alum.wustl.edu

consumption at deep submicron because it uses an inverter. In inverter, there is a direct path between power supply and ground with only two transistors. Therefore, inverter is one of the high static power elements. Circuit (a) from [6] does not have sufficient speed and drive power compared to the alternative designs. On the other hand, circuit (b) is an enhanced version of circuit (a) with the following additions: 2 PMOS transistors to increase its speed when the inputs are "00" and 2 NMOS transistors to increase its speed when the inputs are "11" [7]. But this circuit needs larger area. The delay in the "00" case is larger than the "11" case because two PMOS transistors must work, but in case "11" in which two NMOS transistors work. Therefore, the transistors N3 and N4 can be removed. This idea is implemented in circuit (d).

Table 1 shows the HSPICE simulation results for 65nm PTM (Predictive Technology Model) models [9]. The parameter PDP is the power delay product, and the parameter power<sup>2</sup>×delay is shown to emphasize the power consumption. The power consumption of our optimized circuit is lower than other circuits and its performance is medium. Thus we maintain speed while reducing power consumption. The leakage power consumption (Leakage Power) that is presented here is obtained by .op instruction of HSPICE when all inputs are in low logic. The signals frequency of all simulated circuits is 2 GHz and the capacitive load of the outputs is set to 2 fF suggested by the ITRS technology roadmap [10]. Although the gate capacitance is very small but the interconnection capacitance is considerable in nano-meter technologies.

According to Table 1 the leakage power consumption of module I has at least 7% improvement in comparison to the proposed circuit that is presented in [7]. The test configurations as well as the waveforms for the simulation are shown Fig. 3.

**Table 1.** Module I HSPICE simulation results at 65 nm,  $V_{dd}$ =1.1 V, C<sub>I</sub>=2 fF

| 65 nm Tech.               | Comparison of Main Circuits for<br>Module I |             |                      |  |
|---------------------------|---|-------------|----------------------|--|
|                           | Circuit<br>(b)                              | Circuit (c) | Optimized<br>circuit |  |
| No. of Tr.                | 10  | 8           | 8                    |  |
| Leakage<br>Power (nW)     | 135.8                                       | 146.9       | 135.8                |  |
| Power $(\mu W)$           | 38.498                                      | 37.317      | 36.973               |  |
| Delay (ps)                | 39.051                                      | 60.227      | 36.677               |  |
| PDP $(fJ)$                | 1.5033                                      | 2.2474      | 1.3560               |  |
| Power <sup>2</sup> ×Delay | 57.8740                                     | 83.8662     | 50.1353              |  |

### 4 Design of Module II

Two of the most common circuits for module II are shown in Fig. 4(a) and Fig. 4(b) [3-7]. However, these circuits are not suitably optimized for deep submicron

CMOS technology. Circuit (a) lacks sufficient drive current at the output and Circuit (b) uses an inverter at its output in order to increase drive current, but this also increases its static power consumption due to the direct path between  $V_{DD}$  and GND.



**Fig. 1.** Subcomponents of a 1-bit full adder





**Fig. 2.** (a) Circuit in [4-5] (b) circuit in [6] (c) circuit in [7] (d) optimized circuit



Fig. 3. Simulation configuration for module I



Fig. 4. Commonly used circuits for module II. (a), (b) [3-7]



Fig. 5. Proposed circuit for module II

Table 2. Module II HSPICE simulation results at 65 nm,  $V_{dd} {=} 1.1 \mbox{ V}, C_I {=} 2 \mbox{ fF}$ 

| 65 nm Tech.               | Comparison of Main Circuits<br>for Module II |                |                     |  |
|---------------------------|--|----------------|---------------------|--|
| 05 mm Tech.               | Circuit<br>(a)                               | Circuit<br>(b) | Proposed<br>circuit |  |
| No. of Tr.                | 4  | 6              | 6                   |  |
| Leakage Power<br>(nW)     | 121.0  | 148.5          | 108.1               |  |
| Power $(\mu W)$           | 23.933                                       | 24.609         | 23.09               |  |
| Delay (ps)                | 27.136                                       | 42.338         | 29.821              |  |
| PDP $(fJ)$                | 0.6494                                       | 1.0418         | 0.6885              |  |
| Power <sup>2</sup> ×Delay | 15.5420                                      | 25.6376        | 15.8974             |  |

At first we propose a useful method for reducing the static power consumption. The main reason for static power consumption is leakage current. On the other hand, it is shown that by placing more than one transistor serially, the leakage current will be decreased [8]. Therefore this technique can reduce static power consumption. However, too many serial transistors can reduce speed and increase dynamic power consumption. Therefore we must select the proper number of serial transistors.

Our proposed circuit, shown in Fig. 5, uses only two serial transistors. These extra transistors in the path from  $V_{DD}$  to ground help to decrease the overall static power consumption in deep submicron technology and implement the logical equation for producing the *SUM* output. This circuit also eliminates the drawbacks in previous designs. In this circuit, the input *H* is the selector; if H = 0 then  $sum = C_{in}$ , otherwise  $sum = H.C_{in}$ .

We performed HSPICE simulations using the PTM 65 nm technology models, and compared the

performance of our proposed circuit to those of the two commonly-used circuits shown in Fig. 4(a) and Fig. 4(b). The simulation test setup is like as module I. The simulation results are shown in Table 2. Both power consumption and delay time show very good improvement in comparison with the circuit in Fig. 4(b). The delay in this new circuit is more than the circuit in Fig. 4(a). The increased delay is a result of increased serial transistors in our circuit. Leakage power consumption of this new circuit shows very good improvement in comparison with other circuits.

#### 5 Simulation Results

Now with these newly designed subcomponents we can have a new design for 1-bitfull adder. We select the module III, which is presented in [7] to form this new 1bit-full adder circuit. Fig. 6 shows this new full adder circuit. The test configuration of this circuit is the same as the one used in [7].

This new circuit is compared to another full adder circuits that used from hybrid-CMOS logic style for 1bit full adder cells [5-7]. Hybrid-CMOS logic style is suitable for deep submicron technology. However the circuits that are proposed up to now are simulated in 0.18 µm CMOS technology. Our simulation is done in 65 nm PTM technology model with 1.1 V power supply. The capacitive load (like the test setup of module I) is selected to be 2 fF. Fig. 7 shows the full adder circuit which is presented in [7]. The simulation test setup circuit is the same as the one that is used in [7]. As shown in Table 3, there is at least 21% improvement in the overall performance (Power-Delay Product, PDP) of the circuit, because both delay and power consumption are reduced. This new full adder circuit has at least 11% improvement in leakage power consumption in comparison with the other circuits.



Fig. 6. Proposed 1bit-full adder circuit

| 65 nm Tech.               | Comparison of full adder Circuits |                   |                         |                     |
|---------------------------|-----------------------------------|-------------------|-------------------------|---------------------|
|                           | Full adder in [5]                 | Full adder in [6] | Full<br>adder<br>in [7] | Proposed full adder |
| Leakage Power (nW)        | 263.2                             | 259.0             | 281.8                   | 230.3               |
| Power $(\mu W)$           | 93.310                            | 64.039            | 60.984                  | 63.005              |
| Delay (ps)                | 133.33                            | 76.88             | 92.394                  | 61.63               |
| PDP (fJ)                  | 12.4410                           | 4.9233            | 5.6345                  | 3.8829              |
| Power <sup>2</sup> ×Delay | 1160.86                           | 315.28            | 343.61                  | 224.64              |

**Table 3.** Full adder HSPICE simulation results at 65 nm,  $V_{dd}$ =1.1 V, C<sub>1</sub>=2 fF

 Table 4. 4-bit full adder HSPICE simulation results at 65 nm,  $V_{dd}$ =1.1 V,  $C_l$ =2 Ff

|                           | Comparison of 4-bit full adder Circuits                    |  |  |  |  |
|---------------------------|--|--|--|--|--|
| 65 nm Tech.               | 4-bit full<br>adder<br>composed<br>from the<br>adder in[5] | 4-bit full adder<br>composed from the<br>adder in[6] | 4-bit full adder<br>composed from the<br>adder in[7] | 4-bit full adder<br>from the proposed<br>adder |  |
| Leakage Power (nW)        | 536.6  | 519.7  | 610.9  | 405.1  |  |
| Power ( <i>mW</i> )       | 0.13757  | 0.13726  | 0.15333  | 0.13092  |  |
| Delay (ps)                | 148.91   | 188.29   | 198.08   | 169.52   |  |
| PDP (fJ)                  | 20.4855  | 25.8446  | 30.3716  | 22.1935  |  |
| Power <sup>2</sup> ×Delay | 2.8181   | 3.5474   | 4.6568   | 2.9055   |  |



**Fig. 7.** Full adder circuit proposed in [7]



Fig. 8. 4-bit Full adder Test Circuit

# 6 Adder Chaining

We used our optimized 1-bit full adder in a carryripple 4-bit full adder circuit to evaluate it in a realistic operating condition. The 4-bit full adder test circuit is shown in Fig. 8 and the results are presented in Table 4. As shown in Table 4, there is at least 22% improvement in leakage power consumption in comparison with other circuits. This is completely compatible to the main goal of this paper, i.e., its suitability in nano-scale CMOS technology. This goal can be achieved by low leakage power design which is done here. Also there is at least 5% improvement in overall power consumption of our proposed circuit.

# 7 Conclusion

We present a new design for a 1-bit full adder circuit by optimizing its subcomponents for leakage current reduction. The simulation results show that the adder is suitable for application in ultra deep submicron CMOS technologies. The proposed full adder circuit has acceptable performance in 65nm CMOS technology.

# References

- [1] Rabaey J.," *Digital Integrated Circuits. A Design Perspective*", Prentice Hall, 1996.
- [2] Zimmermann R. and Fichtner W., "Low-power logic styles: CMOS versus pass-transistor logic," *IEEE J. Solid-State Circuits*, Vol. 32, No. 7, pp. 1079–1090, Jul.1997.

- [3] Shams A. M., Darwish T. K. and Bayoumi M. A., "Performance analysis of low-power 1-bit CMOS full adder cells," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, Vol. 10, No. 1, pp. 20–29, Feb. 2002.
- [4] Radhakrishnan D., "Low-voltage low-power CMOS full adder," *IEE Proc. Circuits Devices Syst.*, Vol. 148, No. 1, pp. 19–24, Feb. 2001.
- [5] Zhang M., Gu J. and Chang C. H., "A novel hybrid pass logic with static CMOS output drive full adder cell," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2003, pp. 317–320.
- [6] Chang C.-H., Gu J. and Zhang M., "A review of 0.18-μm full adder performances for tree structured arithmetic circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, Vol. 13, No. 6, pp. 686–695, Jun. 2005.
- [7] Goel S., Kumar A. and Bayoumi M. A., "Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 14, No. 12, pp. 1309–1321, Feb. 2006.
- [8] Giacomotto C. and Oklobdžija V.G., "Logic Style Comparison for Ultra Low Power Applications," Techcon (Semiconductor Research Corp.), Oct. 2005.
- [9] "Predictive Technology Model", Website currently available online at www.eas.asu.edu/~ptm.
- [10] "International Technology Roadmap for Semiconductors (ITRS)", Website currently available at www.itrs.net.



Seyyed Reza Talebiyan received the B.Sc. degree in electronics enigineering from Ferdowsi University of Mashhad in 2000 and the M.Sc. degree in electronics engineering from Semnan University in 2002. He is currently working toward the Ph.D. degree at Ferdowsi University of Mashhad since 2002. His research interests include VLSI

architecture design for basic building blocks of signal processing and communication systems.



Saied Hosseini Khayat holds B.S. degree (1986) in electrical engineering from Shiraz University, Iran, and M.S. (1991) and PhD (1997) degrees in electrical engineering from Washington University in St. Louis, USA. He has held full-time positions at Globespan Semiconductor Inc., Redbank, NJ, Network Programs Inc., Piscataway, NJ,

and Erlang Technology Inc., St. Louis, MO, USA. His expertise lies in the area of hardware/software design for communication, networking and cryptography. At present, he is an assistant professor at Ferdowsi University of Mashhad, Iran.